k/RatCPU
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
No description
19 commits 1 branch 0 tags 59 KiB
  • Verilog 90.5%
  • Makefile 9.5%
Find a file
Exact
k 31a7a332fc
All checks were successful
lint / lint (push) Successful in 6s
Details
test / discover (push) Successful in 3s
Details
test / test (alu_tb) (push) Successful in 10s
Details
test / test (jmp_tb) (push) Successful in 11s
Details
fix test
2026-08-17 10:25:46 -04:00
.gitea/workflows fix test 2026-08-17 10:25:46 -04:00
docs Add some docs 2026-07-27 13:25:06 -04:00
src verible-verilog-lint fix 2026-08-17 09:22:38 -04:00
testBench testbench lint fix 2026-08-17 10:16:35 -04:00
.gitignore Lazily implimented testing 2026-07-27 13:59:32 -04:00
Makefile testbench lint fix 2026-08-17 10:16:35 -04:00